Digital Design and Verification Engineer

Engineering or Computer Science with experience in HDL languages (Verilog, SystemVerilog, VHDL) 4 - 7 years of experience...